



UNIVERSITY  
of VIRGINIA

# A Method to Implement Low Energy Read Operations, and Single Cycle Write after Read in Subthreshold SRAMs

Arijit Banerjee


Dated: 12/10/2012

VLSI  
6332  
Project




# Why did We Moved to Subthreshold Supply Voltages?

- $E_{SRAM/cyc} = \frac{1}{2} C_{eff} V_{DD}^2$   
 $P_{SRAM} = \frac{1}{2} C_{eff} V_{DD}^2 f_{max}$
- Reducing  $C_{eff}$  is Costly in terms of design effort
- For Low frequency(in KHz) Medical Circuits,  $V_{dd}$  scaling to Subthreshold Voltages is Very Effective



# Problems in 6T based Subthreshold Bitcells

- For 6T based 8T, 9T 10T ... Half select Problem in Subthreshold domain
  - Read Stress SNM in Half Selected Cells while Writing
  - No Column Muxing a must
- Writeback (Two Cycle Write after Read ) a must in Writing




# How to lower Energy in 6T based Subthreshold SRAMs?

- Possibly Voltage Scaling?
  - Operating in Subthreshold Domain
- Voltage Scaling further? Not a good Idea!
- $V_{min}$  is Limited by Worst case RSNM, HSNM, VDRV, and so on

# Minimum Operation Voltage (V<sub>min</sub>) Dependency


- Worse case  $\mu - 3\sigma$  Read SNM(RSNM or RNM) for 6T



SRAM-RSNM: SRAM-RSNM

# Vmin Dependency


- Worse case  $\mu - 3\sigma$  Hold SNM(HSNM) for 6T based 10T



SRAM-HSNM-10T-STn: SRAM-HSNM-10T-STn

# Vmin Dependency

- Worse case  $\mu + 3\sigma$  Data Retention Voltage (VDRV)



SRAM-DRV-8T: SRAM-DRV-8T

A decorative orange circuit symbol, resembling a cross with rounded corners and small horizontal/vertical lines, is located in the top-left corner of the slide.


# Possible Solutions to “How to lower Energy in 6T based SRAMs”

- New Type of Bitcells
- Novel Read/Write Methods
- New SRAM Architectures




# Earlier Works in SRAM Dynamic Energy/Power Mitigation

Prior Work	Energy/Power Savings
Ali Valaee ... SRAM Read-Assist Scheme, ISOCC, 2011	21.30%
S. Yoshimoto... Low-Energy Disturb Mitigation Scheme IEEE Symposium on VLSI Circuits Digest of Technical Papers , 2011	32%
Atsushi Kawasumi... Bitline Amplitude Limiting (BAL) Scheme, IEEE Asian Solid-State Circuits Conference on, 2011	26%
Mohammad Sharifkhani ... Segmented Virtual Grounding Architecture, ISLPED 2006	44%
A. Kawasumi ... Energy Saving without Voltage Reduction ICICDT, 2012	60%



# Can We do Better?


- Using RAS-CAS DRAM Timing Concept in SRAM
- Low Energy Read (LER)?
  - Do Not operate Decoders, WL Drivers
- “N-1” LER Operations per one Read in N word Row
- Auto detection of LER




# Single Cycle Write after Read(WAR)?


- Earlier Approach was Two Cycle Write after Read
- Current Approach is Single Cycle Write after Read
  - Pulsed Read and Write Word Line Generation in WAR
  - Controllable WAR Margins through External Pins
  - Using Intermediate Latch to Latch the Read Row Before Write

# Block Diagram of the 4KB Subthreshold Data Memory



# 4KB Subthreshold SRAM Layout






# What about Half Select Problem?

- We do not solve it; We bypass it
- No Column Mux used for avoiding half select problem
- Gains? Penalty?


# Energy Comparison: Read vs. LER

**Comparison of Read Energy @ 0.3V 27C with LER Energy @ 0.5V 27C in 4KB Subthreshold Memory**




# Subthreshold LER Energy Savings Trend with this Scheme

LER Energy Savings vs.  
Supply Voltage @ 27C in  
4KB Subthreshold SRAM




LER Energy Savings vs.  
Supply Voltage @ 27C in  
4KB Subthreshold SRAM






# Above Subthreshold LER Energy Savings Trend

LER Energy Savings vs. Supply Voltage @ 27C in 2KB High Speed SRAM




LER Energy Savings vs. Supply Voltage @ 27C in 2KB High Speed SRAM



# How is LER Energy vs. Cycle Time?


LER Energy vs. Cycle Time @ 27C in 4KB Subthreshold Memory






# How is Read Energy vs. Cycle Time?


Read Energy vs. Cycle Time @ 27C in 4KB Subthreshold Memory



# How is Write after Read Energy vs. Cycle Time?


Write after Read Energy vs. Cycle Time @ 27C in 4KB Subthreshold Memory






# Temperature Dependency of Cycle Time and Access Time

Temperature vs. Cycle Time  
in 4KB Subthreshold  
Memory @ 0.5V



Temperature vs. Access  
Time in 4KB Subthreshold  
Memory @ 0.5V



# Comparison of Read Energy: Old vs. New Design

Processes @ 0.5V 27C	(Old Design) Average Rd Energy (in Joules)	(New Design) Average Read Energy (in Joules)		(New Design) Average LER Energy (in Joules)	
			(New Design) Rd Energy Savings		(New Design) LER Energy Savings
TT	1.74E-12	1.73E-12	1X	2.47E-13	7X
FF	1.15E-12	1.85E-12	0.6X	2.86E-13	6.5X
SS	8.21E-13	1.47E-12	0.55X	2.42E-13	6X
FS	2.39E-12	2.26E-12	1.05X	3.07E-13	7.4X
SF	7.51E-13	1.34E-12	0.56X	2.34E-13	5.7X

# Comparison of Write after Read (WAR) Energy: Old vs. New Design

Processes @ 0.5V 27C	(Old Design) Average Wr + Average Rd Energy in two Cycle (in Joules)	(New Design) Average WAR or Wr Energy in one Cycle (in Joules)	Old(Wr+Rd)/new(WAR) Energy Savings
TT	2.36E-12	1.48E-12	1.6X
FF	3.12E-12	1.51E-12	2X
SS	1.30E-12	1.60E-12	0.8X
FS	3.80E-12	1.53E-12	2.5X
SF	9.76E-13	1.28E-12	0.75X

# Comparison of Leakage Current: Old vs. New Design

<b>Processes @ 0.5V 27C</b>	<b>(Old Design) Total Standby Leakage Current (in Amps)</b>	<b>(New Design) Total Standby Leakage Current (in Amps)</b>	<b>Leakage Savings</b>
TT	7.05E-06	6.77E-06	1.04X
FF	2.27E-05	2.32E-05	0.97X
SS	2.55E-06	2.17E-06	1.17X
FS	1.23E-05	1.26E-05	0.98X
SF	6.90E-06	6.77E-06	1.01X




# Comparison of Area and Cycle Time: Old vs. New Design

Parameters	Old Design	New Design	Gains
Area in square microns	547199.521	584920.376	-7%
Cycle Time @ TT, 0.5V, 27C in nS	1401	230	6X
Access Time @ TT, 0.5V, 27C in nS	735	198	3.7X

# Comparison With Prior Works

Prior Work	Energy/Power Savings
Ali Valaee ... SRAM Read-Assist Scheme, ISOCC, 2011	21.30%
S. Yoshimoto... Low-Energy Disturb Mitigation Scheme IEEE Symposium on VLSI Circuits Digest of Technical Papers , 2011	32%
Atsushi Kawasumi... Bitline Amplitude Limiting (BAL) Scheme, IEEE Asian Solid-State Circuits Conference on, 2011	26%
Mohammad Sharifkhani ... Segmented Virtual Grounding Architecture, ISLPED 2006	44%
A. Kawasumi ... Energy Saving without Voltage Reduction ICICDT, 2012	60%
This Work	5.7X @ 0.5V SF 27C, 5.1X @ 0.45 SS 27C, 1.67X @ 0.4 FS 27C



# Conclusion

- 7 LER Operations per one Read in 8 word Row
- WAR Margins are Externally Controllable
- Penalty of 7% area, 3% worst case Standby Leakage, 25% worst case WAR Energy, and 45% worst case Read Energy
- Worst case 5.7X LER energy savings in KHz frequencies @ 0.5V 27C

# References

- [1] J. P. Kulkarni, K. Kim, and K. Roy, "A 160 mV Robust Schmitt Trigger Based Subthreshold SRAM," *IEEE Journal of Solid-State Circuits*, vol. 42, no. 10, pp. 2303–2313, Oct. 2007.
- [2] I. J. Chang, J.-J. Kim, S. P. Park, and K. Roy, "A 32 kb 10T Sub-Threshold SRAM Array With Bit-Interleaving and Differential Read Scheme in 90 nm CMOS," *IEEE Journal of Solid-State Circuits*, vol. 44, no. 2, pp. 650–658, Feb. 2009.
- [3] T. H. Kim, J. Liu, J. Keane, and C. H. Kim, "A high-density subthreshold SRAM with data-independent bitline leakage and virtual ground replica scheme," in *Solid-State Circuits Conference, 2007. ISSCC 2007. Digest of Technical Papers. IEEE International*, 2007, pp. 330–606.
- [4] B. H. Calhoun and A. Chandrakasan, "A 256kb sub-threshold SRAM in 65nm CMOS," in *Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International*, 2006, pp. 2592–2601.
- [5] G. K. Reddy, K. Jainwal, J. Singh, and S. P. Mohanty, "Process variation tolerant 9T SRAM bitcell design," in *Quality Electronic Design (ISQED), 2012 13th International Symposium on*, 2012, pp. 493–497.
- [6] Ali Valaee, Asim J. Al-Khalili, "SRAM Read-Assist Scheme for High Performance Low Power Applications" in *International SoC Design Conference (ISOCC) on*, 2011, pp. 179-182.
- [7] S. Yoshimoto, M. Terada, S. Okumura, T. Suzuki, S. Miyano, H. Kqwaguchi and M. Yoshimoto, "A 40-nm 0.5-V 20.1-μW/MHz 8T SRAM with Low-Energy Disturb Mitigation Scheme," in *IEEE Symposium on VLSI Circuits Digest of Technical Papers on*, 2011, pp. 72-73.
- [8] Atsushi Kawasumi, Toshikazu Suzuki, Shinich Moriwaki and Shinji Miyano, "Energy Efficiency Degradation Caused by Random Variation in Low-Voltage SRAM and 26% Energy Reduction by Bitline Amplitude Limiting (BAL) Scheme," in *IEEE Asian Solid-State Circuits Conference on*, 2011, pp. 165-168.
- [9] Mohammad Sharifkhani, Manoj Sachdev, "A Low Power SRAM Architecture Based on Segmented Virtual Grounding," in *International symposium on Low Power Electronics and Design (ISLPED) on*, 2006, pp. 256-261.
- [10] A. Kawasumi, Y. Takeyama, O. Hirabayashi, K. Kushida, F. Tachibana, Y. Niki, S. Sasaki and T. Yabe, "Energy Efficiency Deterioration by Variability in SRAM and Circuit Techniques for Energy Saving without Voltage Reduction," in *IC Design & Technology (ICICDT), 2012 IEEE International Conference on*, 2012.
- [11] Mohammed Shareef I, Pradeep Nair, Bharadwaj Amrutur, "Energy Reduction in SRAM using Dynamic Voltage and Frequency Management," in *2008 21<sup>st</sup> International Conference on VLSI Design on*, 2008, pp. 503-508.
- [12] [http://download.micron.com/pdf/datasheets/psram/8mb\\_asyncpage\\_p23z.pdf](http://download.micron.com/pdf/datasheets/psram/8mb_asyncpage_p23z.pdf)
- [13] <http://www.issi.com/pdf/41C-LV16256C.pdf>
- [14] [http://www.chiplus.com/Uploads/DataSheet/Pseudo%20SRAM/Pseudo\\_CS26LV32163%20\(2.7\).pdf](http://www.chiplus.com/Uploads/DataSheet/Pseudo%20SRAM/Pseudo_CS26LV32163%20(2.7).pdf)



# Acknowledgements

- Grad Students @ BSN Chip Team: James Boley , Yousef Shakhsheer, Alicia Klinefelter, Yanqing Zhang, Kyle Craig
- Mateja Putic, Grad Student, UVa
- Gary Lee, SEAS IT Administrator
- Professor Mircea Stan, ECE, UVa
- Professor Ben Calhoun, ECE, UVa



Thank You!  
Questions?